| 1 | |
| 2 | |
| 3 | |
| 4 | |
| 5 | |
| 6 | |
| 7 | |
| 8 | |
| 9 | |
| 10 | |
| 11 | |
| 12 | |
| 13 | |
| 14 | |
| 15 | |
| 16 | |
| 17 | |
| 18 | |
| 19 | |
| 20 | |
| 21 | |
| 22 | |
| 23 | |
| 24 | #ifndef __IMMINTRIN_H |
| 25 | #error "Never use <avx512vlvnniintrin.h> directly; include <immintrin.h> instead." |
| 26 | #endif |
| 27 | |
| 28 | #ifndef __AVX512VLVNNIINTRIN_H |
| 29 | #define __AVX512VLVNNIINTRIN_H |
| 30 | |
| 31 | |
| 32 | #define __DEFAULT_FN_ATTRS128 __attribute__((__always_inline__, __nodebug__, __target__("avx512vl,avx512vnni"), __min_vector_width__(128))) |
| 33 | #define __DEFAULT_FN_ATTRS256 __attribute__((__always_inline__, __nodebug__, __target__("avx512vl,avx512vnni"), __min_vector_width__(256))) |
| 34 | |
| 35 | |
| 36 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 37 | _mm256_dpbusd_epi32(__m256i __S, __m256i __A, __m256i __B) |
| 38 | { |
| 39 | return (__m256i)__builtin_ia32_vpdpbusd256((__v8si)__S, (__v8si)__A, |
| 40 | (__v8si)__B); |
| 41 | } |
| 42 | |
| 43 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 44 | _mm256_mask_dpbusd_epi32(__m256i __S, __mmask8 __U, __m256i __A, __m256i __B) |
| 45 | { |
| 46 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 47 | (__v8si)_mm256_dpbusd_epi32(__S, __A, __B), |
| 48 | (__v8si)__S); |
| 49 | } |
| 50 | |
| 51 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 52 | _mm256_maskz_dpbusd_epi32(__mmask8 __U, __m256i __S, __m256i __A, __m256i __B) |
| 53 | { |
| 54 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 55 | (__v8si)_mm256_dpbusd_epi32(__S, __A, __B), |
| 56 | (__v8si)_mm256_setzero_si256()); |
| 57 | } |
| 58 | |
| 59 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 60 | _mm256_dpbusds_epi32(__m256i __S, __m256i __A, __m256i __B) |
| 61 | { |
| 62 | return (__m256i)__builtin_ia32_vpdpbusds256((__v8si)__S, (__v8si)__A, |
| 63 | (__v8si)__B); |
| 64 | } |
| 65 | |
| 66 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 67 | _mm256_mask_dpbusds_epi32(__m256i __S, __mmask8 __U, __m256i __A, __m256i __B) |
| 68 | { |
| 69 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 70 | (__v8si)_mm256_dpbusds_epi32(__S, __A, __B), |
| 71 | (__v8si)__S); |
| 72 | } |
| 73 | |
| 74 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 75 | _mm256_maskz_dpbusds_epi32(__mmask8 __U, __m256i __S, __m256i __A, __m256i __B) |
| 76 | { |
| 77 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 78 | (__v8si)_mm256_dpbusds_epi32(__S, __A, __B), |
| 79 | (__v8si)_mm256_setzero_si256()); |
| 80 | } |
| 81 | |
| 82 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 83 | _mm256_dpwssd_epi32(__m256i __S, __m256i __A, __m256i __B) |
| 84 | { |
| 85 | return (__m256i)__builtin_ia32_vpdpwssd256((__v8si)__S, (__v8si)__A, |
| 86 | (__v8si)__B); |
| 87 | } |
| 88 | |
| 89 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 90 | _mm256_mask_dpwssd_epi32(__m256i __S, __mmask8 __U, __m256i __A, __m256i __B) |
| 91 | { |
| 92 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 93 | (__v8si)_mm256_dpwssd_epi32(__S, __A, __B), |
| 94 | (__v8si)__S); |
| 95 | } |
| 96 | |
| 97 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 98 | _mm256_maskz_dpwssd_epi32(__mmask8 __U, __m256i __S, __m256i __A, __m256i __B) |
| 99 | { |
| 100 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 101 | (__v8si)_mm256_dpwssd_epi32(__S, __A, __B), |
| 102 | (__v8si)_mm256_setzero_si256()); |
| 103 | } |
| 104 | |
| 105 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 106 | _mm256_dpwssds_epi32(__m256i __S, __m256i __A, __m256i __B) |
| 107 | { |
| 108 | return (__m256i)__builtin_ia32_vpdpwssds256((__v8si)__S, (__v8si)__A, |
| 109 | (__v8si)__B); |
| 110 | } |
| 111 | |
| 112 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 113 | _mm256_mask_dpwssds_epi32(__m256i __S, __mmask8 __U, __m256i __A, __m256i __B) |
| 114 | { |
| 115 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 116 | (__v8si)_mm256_dpwssds_epi32(__S, __A, __B), |
| 117 | (__v8si)__S); |
| 118 | } |
| 119 | |
| 120 | static __inline__ __m256i __DEFAULT_FN_ATTRS256 |
| 121 | _mm256_maskz_dpwssds_epi32(__mmask8 __U, __m256i __S, __m256i __A, __m256i __B) |
| 122 | { |
| 123 | return (__m256i)__builtin_ia32_selectd_256(__U, |
| 124 | (__v8si)_mm256_dpwssds_epi32(__S, __A, __B), |
| 125 | (__v8si)_mm256_setzero_si256()); |
| 126 | } |
| 127 | |
| 128 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 129 | _mm_dpbusd_epi32(__m128i __S, __m128i __A, __m128i __B) |
| 130 | { |
| 131 | return (__m128i)__builtin_ia32_vpdpbusd128((__v4si)__S, (__v4si)__A, |
| 132 | (__v4si)__B); |
| 133 | } |
| 134 | |
| 135 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 136 | _mm_mask_dpbusd_epi32(__m128i __S, __mmask8 __U, __m128i __A, __m128i __B) |
| 137 | { |
| 138 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 139 | (__v4si)_mm_dpbusd_epi32(__S, __A, __B), |
| 140 | (__v4si)__S); |
| 141 | } |
| 142 | |
| 143 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 144 | _mm_maskz_dpbusd_epi32(__mmask8 __U, __m128i __S, __m128i __A, __m128i __B) |
| 145 | { |
| 146 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 147 | (__v4si)_mm_dpbusd_epi32(__S, __A, __B), |
| 148 | (__v4si)_mm_setzero_si128()); |
| 149 | } |
| 150 | |
| 151 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 152 | _mm_dpbusds_epi32(__m128i __S, __m128i __A, __m128i __B) |
| 153 | { |
| 154 | return (__m128i)__builtin_ia32_vpdpbusds128((__v4si)__S, (__v4si)__A, |
| 155 | (__v4si)__B); |
| 156 | } |
| 157 | |
| 158 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 159 | _mm_mask_dpbusds_epi32(__m128i __S, __mmask8 __U, __m128i __A, __m128i __B) |
| 160 | { |
| 161 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 162 | (__v4si)_mm_dpbusds_epi32(__S, __A, __B), |
| 163 | (__v4si)__S); |
| 164 | } |
| 165 | |
| 166 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 167 | _mm_maskz_dpbusds_epi32(__mmask8 __U, __m128i __S, __m128i __A, __m128i __B) |
| 168 | { |
| 169 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 170 | (__v4si)_mm_dpbusds_epi32(__S, __A, __B), |
| 171 | (__v4si)_mm_setzero_si128()); |
| 172 | } |
| 173 | |
| 174 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 175 | _mm_dpwssd_epi32(__m128i __S, __m128i __A, __m128i __B) |
| 176 | { |
| 177 | return (__m128i)__builtin_ia32_vpdpwssd128((__v4si)__S, (__v4si)__A, |
| 178 | (__v4si)__B); |
| 179 | } |
| 180 | |
| 181 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 182 | _mm_mask_dpwssd_epi32(__m128i __S, __mmask8 __U, __m128i __A, __m128i __B) |
| 183 | { |
| 184 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 185 | (__v4si)_mm_dpwssd_epi32(__S, __A, __B), |
| 186 | (__v4si)__S); |
| 187 | } |
| 188 | |
| 189 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 190 | _mm_maskz_dpwssd_epi32(__mmask8 __U, __m128i __S, __m128i __A, __m128i __B) |
| 191 | { |
| 192 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 193 | (__v4si)_mm_dpwssd_epi32(__S, __A, __B), |
| 194 | (__v4si)_mm_setzero_si128()); |
| 195 | } |
| 196 | |
| 197 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 198 | _mm_dpwssds_epi32(__m128i __S, __m128i __A, __m128i __B) |
| 199 | { |
| 200 | return (__m128i)__builtin_ia32_vpdpwssds128((__v4si)__S, (__v4si)__A, |
| 201 | (__v4si)__B); |
| 202 | } |
| 203 | |
| 204 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 205 | _mm_mask_dpwssds_epi32(__m128i __S, __mmask8 __U, __m128i __A, __m128i __B) |
| 206 | { |
| 207 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 208 | (__v4si)_mm_dpwssds_epi32(__S, __A, __B), |
| 209 | (__v4si)__S); |
| 210 | } |
| 211 | |
| 212 | static __inline__ __m128i __DEFAULT_FN_ATTRS128 |
| 213 | _mm_maskz_dpwssds_epi32(__mmask8 __U, __m128i __S, __m128i __A, __m128i __B) |
| 214 | { |
| 215 | return (__m128i)__builtin_ia32_selectd_128(__U, |
| 216 | (__v4si)_mm_dpwssds_epi32(__S, __A, __B), |
| 217 | (__v4si)_mm_setzero_si128()); |
| 218 | } |
| 219 | |
| 220 | #undef __DEFAULT_FN_ATTRS128 |
| 221 | #undef __DEFAULT_FN_ATTRS256 |
| 222 | |
| 223 | #endif |
| 224 | |